Abstract-The inherent losses in switched capacitor (SC) converters limit the possibility of having high efficiency at high power densities in an on-chip context. Hence, techniques are being investigated to enhance the deficient capacitance energy utilization. Resonant switched capacitor (ReSC) converters have been shown to be a promising candidate for efficient, dense, granular on-chip power supplies. In this paper, we discuss the design of an ReSC converter which uses integrated on-chip inductance in CMOS technology. We focus on a 2-phase 2:1 ReSC converter with single inductor. We discuss the practical constraints of using the on-chip air-core inductor and how it will affect the area of the converter. Using different inductor implementations, we compare the performance of the ReSC and SC converters of the same area. The results indicate the advantage of the ReSC converter over the SC one when an inductor with a relatively small area and negligible contact resistance is used that could be feasible in 3D technology.
I. INTRODUCTION
The power delivery networks (PDNs) for integrated circuits have become a bottleneck in modern technologies. Therefore, the monolithic integration of power supplies is increasingly attractive in order to divide the power conversion into multistages that consequently reduce the required number of converters and the power consumption of these PDNs. Switched capacitor (SC) converters have been considered as the best candidate for the integrated power supplies because on-chip capacitors have relatively high energy densities compared to their inductance counterparts [1] . In addition, modern technology has allowed the miniaturization of the capacitances while increasing the capacitance density [2] . However, the SC converters suffer from inherent charge-sharing losses and their switching frequency is considerably high in order to lower the output resistance.
Resonant switched capacitor (ReSC) converters have been recently investigated in a power on-chip context [3] , [4] . They employ the same topology as the SC converter but comprise an inductor placed in the charging and discharging paths to create an adiabatic energy transfer which improves the efficiency. The resonance operation allows the reduction of switching losses by adopting a zero current switching and by working at significantly lower frequencies with respect to SC converters with the same area while having the same output resistance [5] . In [6] , [7] , the ReSC converters are implemented with discrete inductors attached to the top of the die. Since the performance of ReSC depends on the inductance quality factor (Q), the use of a discrete inductor with a quality factor of about 10-20 would be an optimal solution. However, in [6] , two discrete 1.9 nH 0403HQ inductors were used to implement a two-phase resonant SC converter. Due to the die attach, the equivalent series resistance with the inductor was increased from 0.038 Ω to about 0.2 Ω. This indicates that the inductor quality (L/R) is degraded from 50 to 10. In addition to the contact resistance, an extra manufacturing step for mounting the inductor could be a burdensome and expensive process for mass production that could thus limit the interest in this type of converter in a fully-integrated context. This paper investigates the design of a fully-integrated ReSC converter in 130 nm SOI technology to quantify the achievable performance. The fully-integrated inductor could alleviate the external high contact resistance even if it suffers from an inherent low quality. We implement a 2-phase ReSC converter with only one inductor to reduce the overhead area and inductor resistance.
The paper is organized as follows. Section II discusses the operation of the ReSC converters, Section III illustrates the challenges in the implementation of the integrated inductor and finally, the transistor-level simulation results are reported in Section IV.
II. RESONANT SWITCHED CAPACITOR CONVERTER OPERATION 2:1 ReSC converter topologies can be generally categorized into single-ended and multiphase topologies. In each category, the circuits can be classified based on the inductor position [6] . In the presence of a large parasitic inductance, which results from the bonding wires, large supply input current variations fluctuate the supply voltage of the single-ended topology which degrades the overall system efficiency. In order to solve this issue, a multiphase topology is used. A two-phase ReSC converter is shown in Fig. 1 [8] . The phase shift between these two phases is 180
• . The current drawn from the supply (I in ) is relatively constant (I in ≈ I Load /2) which, in the presence of parasitic inductors, reduces the supply voltage variation.
Such architecture is of interest since it uses only one inductor for two phases, hence, the number of integrated magnetic components is reduced. The resonance frequency can be expressed as follows: where L x and C x are the inductance and flying capacitance occupying an area A, respectively. m is the damping factor of the circuit which is defined as:
where N is the number of parallel phases which is 2 in this case and R tot is the total resistance in the charging or discharging paths which can be expressed as:
where R SW is the on-resistance of the switches, Rcx is the capacitor Cx equivalent series resistance, and Rx is the inductor series resistance. The converter's output resistance can be expressed as follows:
R ef f models the conduction losses in the converter. The approximations in (4) consider that m is relatively small (m < 0.2). The efficiency of the converter can be expressed as:
where P in is the input power, P cond and P sw are the conduction and switching losses in the converter, v oN L is the noload output voltage, I DC is the DC output current, C sw is the gate capacitance of switches, and V g is the gate voltage swing of the switches. From (5), the size of switches is inversely proportional to the conduction loss and directly proportional to the switching loss. Hence, for a certain load current, the size of the switches has to be optimized in order to balance switching and conduction losses and hence maximize the efficiency at this load current.
III. INTEGRATED INDUCTOR DESIGN
Since the ReSC conduction loss is a function of the total resistance in the charging or discharging paths as shown in (5), the inductor resistance should therefore be minimized. The integrated air-core planar inductance depends on its area [9] . Hence, the area of the inductor should be maximized in order to increase the inductance. When scaling the inductor area by a factor ε, while maintaining the same geometrical aspect ratio, the inductance is scaled by √ ε while the resistance remains unchanged. Consequently, the damping factor is increased by ε 1/4 . Thus, the chip should comprise the minimum number of inductors with minimum resistance in order to achieve a relatively low damping factor and reduce the mutual coupling between the on-die inductors.
Using 3 μm-thick metal in 130 nm technology, and assuming an area of 2 mm 2 dedicated for the implementation of an inductor, a 1.6 nH square planar air-core inductance was realized as depicted in Fig. 2 . Using Momentum for post-layout inductance characterization, we compared the following, as depicted in Table I : a planar air-core inductor without MIM capacitors underneath it, an on-die solenoid with magnetic core [10] , and a discrete air-core inductor with 0302 CS package. The damping factors of the integrated inductors are relatively high compared to the discrete one. However, the main issue concerning the latter is how it is mounted and the access resistance and capacitance in addition to the pinout increase. The integrated magnetic core inductors have a higher scalability and can be realized on ultra-thin package dies. It would also be better in terms of volume power density. However, we will not use the typical CMOS technology and the current is limited by the saturation current. It should also be noted that the metal thickness used in the magnetic core inductor is about twice that of the one used in the air core inductor [10] . [10] . * * Measured in frequency range of 20-40 MHz [3] In order to minimize the area overhead and increase the power density, the inductor should occupy the same area as the full chip. The MIM capacitors used in the implementation of the flying and bypass capacitors are underneath the inductance. To evaluate this proposition, simulations were made with and without MIM capacitors in order to estimate the inductance and its parasitic resistance. For the simulation, we reduced the complexity of the layout, as shown in Fig. 2 In Fig. 3 , the Momentum results show the inductance and resistance values of the integrated inductor versus the frequency. There is a significant increase in the resistance of the inductance when the MIM capacitors totally overlap the inductance. This increase comes from the magnetic field lines that have to cross the metal layers underneath resulting in eddy currents that generate a magnetic field opposing the original one. Hence, the inductance value is reduced and its parasitic resistance is increased. Consequently, the full overlap of the inductor and capacitance area is not feasible in terms of efficiency. When 50% overlap is used, the percentage increase of the inductors resistance relative to its original value is 29% at a frequency of 70 MHz. However, this ratio is about 130% in the case of 100% overlap at the same frequency. Therefore, if we assume 50% overlap, half of the area of the inductance is added to the capacitance area. For a fair comparison between the ReSC and SC converters, we assume that the additional inductor area is going to be replaced by the flying capacitors. For example, if we have a design of 2 mm 2 and the inductance is 2 mm 2 , and if we assume 50% overlap then the total design area becomes 3 mm 2 for a ReSC converter. However, for an SC one, the design area is the same with the additional 1 mm 
IV. TRANSISTOR-BASED SIMULATION RESULTS
The design specifications of the proposed converters are shown in Table II . The die area is shared between the bypass and flying capacitors. All the capacitors are considered to be implemented using double MIM capacitors with a capacitance density of 4 fF/μm 2 . Fig. 4 shows the simulation results of efficiency versus power density at different load resistances using several inductors. In the first case, we assume the presence of an inductor with a small form factor similar to that of the integrated magnetic core inductor previously shown. The area of the chip is 2 mm 2 and hence, the flying capacitor is 2 nF. The ReSC converter has a peak efficiency of 72% at 70 mW/mm 2 while the SC converter has an efficiency of 60% at the same power density. In the second case, if we use an on-chip inductance realized with a 50% overlap with the capacitance, the total area of the chip is then 3 mm 2 . In order to draw a fair comparison, the flying capacitor in the SC converter is assumed to occupy the additional area of the inductor. Consequently, the flying capacitor in the SC is 3 nF per stage. In this case, the SC converter outperforms the ReSC since it has a lower output resistance at the same operating frequency. It should be noted that in both cases, the only difference in the inductors is their implementation and occupied areas. These results highlight the importance of having an inductor with relatively small dimensions compared to the chip. We can therefore say that ReSC converters are able to cover a wider range of power density while achieving higher efficiency compared to the SC converters. Fig. 5 shows the percentage loss breakdown in the SC and ReSC converters. Even though, the latter have a different area, they are going to have the same loss since the additional area in the 50% overlap does not have any additional active components. In the case of high load currents, the conduction loss dominates in the two types of converter. However, the largest percentage of this loss in an ReSC converter is due to the inductor conduction loss. This signifies the need for a low inductor resistance in these types of converter. In the case of light load currents, the switching losses dominate. However, we still have a percentage loss due to the inductor but that can be optimized in ReSC converters.
V. CONCLUSION
The implementation of ReSC converters has been discussed and we have determined that the key to achieving high efficiency together with a high power density is the inductance implementation and its resistance. Thus, several inductance configurations were considered in order to compare their areas and resistances. First, a discrete inductor was used, with a high quality factor mounted on-chip, in spite of the fact that it suffers from a high resistance due to bonding connections and also high cost due to the additional manufacturing step. Secondly, an on-chip air-core inductor was used which removes the manufacturing complexity but increases the area and has a relatively poor quality factor. Finally, modern integrated magnetic technologies were used to realize compact inductors with a relatively small area which could be of interest in achieving high efficiencies at high power densities. The results shown here illustrate the effect of additional inductor area on power density and how it moves the ReSC converter to lower power densities using standard CMOS technology. The salient features of the ReSC converters require an efficient inductor with relatively small area which would be feasible in 3D technology.
